VHDL Code
VHDL (Very-high-speed integrated circuit Hardware Description Language) is a language used to describe digital circuits, enabling automated design and verification. Current research focuses on leveraging large language models (LLMs) to improve various aspects of VHDL usage, including automated code generation, error explanation, and even the creation of formal models for verification. These advancements aim to enhance the efficiency and reliability of hardware design, particularly by automating tedious tasks and improving the training of new engineers. The resulting improvements in design processes have significant implications for fields like high-energy physics, where real-time processing demands are high.
Papers
November 5, 2024
July 25, 2024
June 6, 2024
April 7, 2024
February 8, 2023