cs.CLMar 15, 2026

QiMeng-CodeV-SVA: Training Specialized LLMs for Hardware Assertion Generation via RTL-Grounded Bidirectional Data Synthesis

Authors: Yutong Wu, Chenrui Cao, Pengwei Jin, Di Huang, Rui Zhang, Xishan Zhang, Zidong Du, Qi Guo, +1 more

Organizations: SKL of Processors, Institute of Computing Technology, CAS Beijing, China · University of Chinese Academy of Sciences Beijing, China · University of Science and Technology of China Hefei, Anhui, China · Cambricon Technologies Beijing, China

Abstract

SystemVerilog Assertions (SVAs) are crucial for hardware verification. Recent studies leverage general-purpose LLMs to translate natural language properties to SVAs (NL2SVA), but they perform poorly due to limited data. We propose a data synthesis framework to tackle two challenges: the scarcity of high-quality real-world SVA corpora and the lack of reliable methods to determine NL-SVA semantic equivalence. For the former, large-scale open-source RTLs are used to guide LLMs to generate real-world SVAs; for the latter, bidirectional translation serves as a data selection method. With the synthesized data, we train CodeV-SVA, a series of SVA generation models. Notably, CodeV-SVA-14B achieves 75.8% on NL2SVA-Human and 84.0% on NL2SVA-Machine in Func.@1, matching or exceeding advanced LLMs like GPT-5 and DeepSeek-R1.

Figures & tables

Explore similar work

CardsList
  1. SpecAlign: A Semantic Alignment Framework for SystemVerilog Assertion Generation

    May 24, 2026Jaime Rafael Imperial, Hao ZhengFormal Hardware VerificationLLM-Based Program Synthesis

  2. ChatSVA: Bridging SVA Generation for Hardware Verification via Task-Specific LLMs

    Apr 3, 2026Lik Tung Fu, Jie Zhou, Shaokai Ren +6Formal Hardware VerificationLLM-Based Program Synthesis