Device-Conditioned Neural Architecture Search for Efficient Robotic Manipulation
Organizations: The University of Hong Kong, China · Westlake University, China · The University of Newcastle, Australia
Abstract
The growing complexity of visuomotor policies poses significant challenges for deployment with heterogeneous robotic hardware constraints. However, most existing model-efficient approaches for robotic manipulation are device- and model-specific, lack generalizability, and require time-consuming per-device optimization during the adaptation process. In this work, we propose a unified framework named Device-Conditioned Quantization-For-All (DC-QFA) which amortizes deployment effort with the device-conditioned quantization-aware training and hardware-constrained architecture search. Specifically, we introduce a single supernet that spans a rich design space over network architectures and mixed-precision bit-widths. It is optimized with latency- and memory-aware regularization, guided by per-device lookup tables. With this supernet, for each target platform, we can perform a once-for-all lightweight search to select an optimal subnet without any per-device re-optimization, which enables more generalizable deployment across heterogeneous hardware, and substantially reduces deployment time. To improve long-horizon stability under low precision, we further introduce multi-step on-policy distillation to mitigate error accumulation during closed-loop execution. Extensive experiments on three representative policy backbones, such as DiffusionPolicy-T, MDT-V, and OpenVLA-OFT, demonstrate that our DC-QFA achieves acceleration on edge devices, consumer-grade GPUs, and cloud platforms, with negligible performance drop in task success. Real-world evaluations on an Inovo robot equipped with a force/torque sensor further validates that our low-bit DC-QFA policies maintain stable, contact-rich manipulation even under severe quantization.
Figures & tables
| Method | Bit-width | Model Size | LIBERO | ||||
|---|---|---|---|---|---|---|---|
| Spatial | Object | Goal | Long | Avg | |||
| OpenVLA-OFT | FP16 | 15.1 GB | 97.6 | 98.4 | 97.9 | 94.5 | 97.1 |
| w/ BatchQuant | FP8 | 7.5 GB | 96.8 | 98.2 | 96.2 | 93.2 | 96.1 |
| DC-QFA (Ours) | 97.2 | 98.0 | 97.2 | 93.9 | 96.6 | ||
| w/ SmoothQuant | W8A8 | 7.5 GB | 94.8 | 93.1 | 93.4 | 90.7 | 93 |
| w/ AWQ | 94.7 | 93.5 | 93.8 | 91.1 | 93.3 | ||
| Method | Bit-width | Model Size | Success Rate |
|---|---|---|---|
| DiffusionPolicy-T | FP16 | 38.48 MB | 0.772 0.039 |
| w/ BatchQuant | FP8 | 19.24 MB | 0.759 0.021 |
| DC-QFA (Ours) | 0.770 0.016 | ||
| w/ SmoothQuant | W8A8 | 19.24 MB | 0.729 0.011 |
| w/ AWQ | 0.733 0.022 | ||
| w/ SQIL | 0.766 0.019 |
| Method | Bit-width | Model Size | CALVIN | LIBERO | |||||
|---|---|---|---|---|---|---|---|---|---|
| D D | ABC D | Spatial | Object | Goal | Long | Average | |||
| MDT-V (FP16) | FP16 | 45.04 MB | 4.52 0.02 | 3.72 0.06 | 77.9 | 87.5 | 75.4 | 65 | 76.5 |
| w/ BatchQuant | FP8 | 22.52 MB | 4.45 0.10 | 3.65 0.05 | 77.2 | 86.9 | 75.1 | 64.8 | 76.0 |
| DC-QFA (Ours) | 4.47 0.07 | 3.67 0.09 | 77.4 | 87.4 | 75.5 | 65.1 | 76.4 | ||
| w/ SmoothQuant | W8A8 | 22.52 MB | 4.23 0.04 | 3.57 0.09 | 72.8 | 81.9 | 71.5 | 62.1 | 72.0 |
| w/ AWQ | 4.21 0.03 | 3.55 0.06 | 72.8 | 82.1 | 72.2 | 62.9 | 72.5 | ||
| Method | Bit-width | Model Size | CALVIN | |
|---|---|---|---|---|
| D D | ABC D | |||
| MDT-V | FP16 | 45.04 MB | 4.52 0.02 | 3.72 0.06 |
| DC-QFA | FP8 | 22.52 MB | 4.47 0.07 | 3.67 0.09 |
| DC-QFA + OPD | 4.51 0.04 | 3.72 0.07 | ||
| DC-QFA | W8A8 | 22.52 MB | 4.48 0.11 | 3.64 0.07 |
| DC-QFA + OPD | 4.50 0.07 | 3.69 0.09 | ||
| Metric | OpenVLA-OFT (T1) | OpenVLA-OFT (T2) | DiffusionPolicy-T (T3) | DiffusionPolicy-T (T4) | MDT-V (T3) | MDT-V (T4) |
|---|---|---|---|---|---|---|
| Base Model (FP16) | 18 | 14 | 11 | 13 | 13 | 14 |
| AWQ (W4A4) | 10 | 8 | 5 | 5 | 4 | 6 |
| DC-QFA (W8A8) | 18 | 14 | 10 | 13 | 11 | 12 |
| DC-QFA (W4A4) | 15 | 13 | 10 | 13 | 11 | 12 |
| Metric | FP16 | W8A8 | W4A4 |
|---|---|---|---|
| Memory (GB) | 15.2 | 7.9 | 4 |
| Reduction | – | 1.92 | 3.80 |
| Latency (ms) | 644.74 | 297.84 | 217.38 |
| Speedup | – | 2.16 | 2.97 |
Hardware-Aware NAS
Hardware-aware neural architecture search selects and co-designs models for accuracy, latency, energy, memory, and target-device constraints.
See all 49 papers