cs.ARApr 15, 2026

VeriCWEty: Embedding enabled Line-Level CWE Detection in Verilog

Authors: Prithwish Basu Roy, Zeng Wang, Anatolii Chuvashlov, Weihua Xiao, Johann Knechtel, Ozgur Sinanoglu, Ramesh Karri

Organizations: NYU Tandon School of Engineering, New York, US · NYU Abu Dhabi, Abu Dhabi, UAE · NYU Abu Dhabi, Center for Cyber Security, Abu Dhabi, UAE

Abstract

Large Language Models (LLMs) have shown significant improvement in RTL code generation. Despite the advances, the generated code is often riddled with common vulnerabilities and weaknesses (CWEs) that can slip by untrained eyes. Attackers can often exploit these weaknesses to fulfill their nefarious motives. Existing RTL bug-detection techniques rely on rule-based checks, formal properties, or coarse-grained structural analysis, which either fail to capture semantic vulnerabilities or lack precise localization. In our work, we bridge this gap by proposing an embedding-based bug-detection framework that detects and classifies bugs at both module and line-level granularity. Our method achieves about 89% precision in identifying common CWEs such as CWE-1244 and CWE-1245, and 96% accuracy in detecting line-level bugs.

Figures & tables

Explore similar work

CardsList
  1. Dissecting the Black Box: Circuit-Level Analysis of LLM Vulnerability Detection

    May 28, 2026Syafiq Al Atiiq, Chun Zhou, Christian GehrmannLLM InterpretabilitySoftware Vulnerability Detection

  2. Multi-task LLMs for Bug Classification: Efficient Inference with Auxiliary Decoding Heads

    Jun 8, 2026Nikolai RozanovMulti-Task Learning

  3. VeriPilot: An LLM-Powered Verilog Debugging Framework

    Jun 22, 2026Yihan Wang, Cheng Liu, Jiazheng Zhang +4Automated Program RepairElectronic Design Automation