SHIELD8-UAV: Sequential 8-bit Hardware Implementation of a Precision-Aware 1D-F-CNN for Low-Energy UAV Acoustic Detection and Temporal Tracking
Organizations: Dept. of Electrical Engineering, Indian Institute of Technology Jammu, Jagti 181221, India
Abstract
Real-time unmanned aerial vehicle (UAV) acoustic detection at the edge demands low-latency inference under strict power and hardware limits. This paper presents SHIELD8-UAV, a sequential 8-bit hardware implementation of a precision-aware 1D feature-driven CNN (1D-F-CNN) accelerator for continuous acoustic monitoring. The design performs layer-wise execution on a shared multi-precision datapath, eliminating the need for replicated processing elements. A layer-sensitivity quantisation framework supports FP32, BF16, INT8, and FXP8 modes, while structured channel pruning reduces the flattened feature dimension from 35,072 to 8,704 (75%), thereby lowering serialised dense-layer cycles. The model achieves 89.91% detection accuracy in FP32 with less than 2.5% degradation in 8-bit modes. The accelerator uses 2,268 LUTs and 0.94 W power with 116 ms end-to-end latency, achieving 37.8% and 49.6% latency reduction compared with QuantMAC and LPRE, respectively, on a Pynq-Z2 FPGA, and 5-9% lower logic usage than parallel designs. ASIC synthesis in UMC 40 nm technology shows a maximum operating frequency of 1.56 GHz, 3.29 mm2 core area, and 1.65 W total power. These results demonstrate that sequential execution combined with precision-aware quantisation and serialisation-aware pruning enables practical low-energy edge inference without relying on massive parallelism.
Figures & tables
| Metric | Before Pruning [ 3 ] | After Pruning |
|---|---|---|
| Flatten size | 35,072 | 8,704 |
| Size reduction | 75% | |
| Dense MACs | Very high | 75% lower |
| Serialized cycles | 35,072 | 8,704 |
| Design debug | High | Reduced |
| Timing & power | Challenging | Improved |
| Model | Features | Acc. (%) | Prec. (%) | Rec. (%) | F1 (%) |
|---|---|---|---|---|---|
| SVM [ 8 ] | Mel (128) | 87.88 | 88.41 | 87.44 | 87.92 |
| MFCC (20) | 84.39 | 85.62 | 83.17 | 84.37 | |
| (PSD) | 83.10 | 80.23 | 88.43 | 84.13 | |
| 1D-R-CNN [ 3 ] | Raw audio | 88.90 | 92.78 | 84.54 | 88.47 |
| 2D-CNN [ 9 ] | MFCC (20) | 88.96 | 88.85 | 89.32 | 89.09 |
| KNN [ 8 ] | MFCC (20) | 88.73 | 87.87 | 90.21 | 89.02 |
| Architecture | LUTs | Reg./FFs | BRAM/DSPs | Power (W) |
|---|---|---|---|---|
| Fully-parallel [ 13 ] | 20790 | 30684 | 53 | 2.2 |
| Hardware-reused [ 1 ] | 14428 | 15582 | 23 | 1.28 |
| Layer-reused [ 14 ] | 13956 | 16323 | 24 | 1.24 |
| Layer-multiplexed [ 15 ] | 11265 | 11348 | 32 | 0.73 |
| Proposed (SHIELD8-UAV) | 2,268 | 3250 | 8 | 0.94 |
| Parameters | Lu et al. [ 16 ] | Aimar et al. [ 17 ] | Mian et al. [ 18 ] | RAMAN [ 19 ] | Proposed |
|---|---|---|---|---|---|
| Platform | Zynq-7100 | VC707 | ZCU102 | Efinix Ti60 | VC707 |
| Model | CNN | CNN | 1D-CNN | DS-CNN | 1D-F-CNN |
| LUTs (K) | 22.9 | 23.9 | 39 | 37.2 | 2.2 |
| Reg./FFs (K) | 10.7 | 20.1 | 27.8 | 8.6 | 3.25 |
| Power (W) | 1.1 | 2.2 | 1.54 | 0.15 | 0.94 |
| Freq. (MHz) | 60 | 170 | 200 | 75 | 100 |
| Design | Freq. (GHz) | Area (mm 2 ) | Power (W) |
|---|---|---|---|
| JSSC’25 [ 20 ] | 1.25 | 2.12 | 1.22 |
| TVLSI’25 [ 21 ] | 2.05 | 3.67 | 1.08 |
| TVLSI’25 [ 12 ] | 0.53 | 4.85 | 0.47 |
| ISCAS’25 [ 14 ] | 1.93 | 4.73 | 5.71 |
| TCAS-I’22 [ 22 ] | 1.46 | 10.80 | 1.02 |
| TRETS’23 [ 13 ] | 1.18 | 4.77 | 1.82 |
FPGA-Based Neural Network Acceleration
Field-programmable gate array (FPGA)-based neural network acceleration maps models to reconfigurable hardware for fast, energy-efficient inference.
See all 89 papers