cs.LGOct 14, 2026

HGRP: Heterogeneous Graph Neural Network for Routability Prediction

Authors: Yule Sheng, Yue Yuan, Shan Shen, Daying Sun

Organizations: Nanjing University of Science and Technology, Nanjing, China

Abstract

Routability prediction enables rapid evaluation of placement quality without routing, providing effective feedback for routability-driven placement optimization. Recent machine learning methods have achieved efficient routability prediction through data-driven approach. However, their prediction performance highly depends on the capability of input representations to capture essential circuit information. To address the limitations of existing circuit representations in simultaneously preserving logical topology, physical layout and routing resource information, this paper proposes HGRP, a heterogeneous graph neural network for routability prediction. HGRP models the cells, nets, and routing grids as distinct types of nodes and explicitly represents topological connectivity, spatial mapping, and grid adjacency, thereby constructing a heterogeneous graph representation that preserves multi-level circuit semantics. Based on the representation, a heterogeneous message passing mechanism is developed to enable information interaction and feature fusion among distinct types of nodes, effectively learning the complex correlations between circuit structures and routing behaviors. Experimental results on the CircuitNet dataset show that HGRP improves F1-score by 18.69% relative improvements compared with the state-of-the-art in the congestion prediction task. The source code is publicly available at https://github.com/ShenShan123/HGPR.

Explore similar work

CardsList
  1. VeriHGN: Heterogeneous Graph-Based Congestion Prediction for Chip Layout Verification

    Mar 10, 2026Runbang Hu, Bo Fang, Bingzhe Li +1Electronic Design AutomationHeterogeneous GNNs

  2. R2G: A Multi-View Circuit Graph Benchmark Suite from RTL to GDSII

    Apr 9, 2026Zewei Zhou, Jiajun Zou, Jiajia Zhang +8Electronic Design AutomationGraph Neural Networks

  3. Validity-Preserving Hierarchical RL for Joint Routing and Switch Placement in EDA

    Sep 30, 2026Dorian Gailhard, Ugo Lecerf, Enzo Tartaglione +2Electronic Design AutomationHierarchical RL