cs.CEOct 22, 2026

Real-to-Sim Calibration of Bosch Etching Simulators with Few-Shot XSEM Data and Hybrid Search

Authors: Xinyu Jia, Jainil Shah, Rahul Tripathi, Vijay Gupta, Zhihong Chen

Organizations: Elmore Family School of Electrical and Computer Engineering, Purdue University, West Lafayette, Indiana, USA · Birck Nanotechnology Center, Purdue University, West Lafayette, Indiana, USA · Micron Semiconductor Asia Operations Pte. Ltd., 1 North Coast Drive, Singapore, 757432, Singapore

Abstract

The Bosch process is widely used in MEMS and TSV fabrication, but accurate prediction of etching outcomes remains difficult without calibration against real measurements, which are sparse and costly to obtain. This work presents a few-shot real-to-sim calibration framework that decouples simulator parameters from direct process variables to infer a recipe-specific simulator parameter vector from sparse measurements, enabling reliable prediction of etch depth and sidewall angle under held-out process conditions. We first formulate Bosch profile prediction as a few-shot real-to-sim calibration problem, where a small set of real XSEM measurements is used to identify a recipe-specific ViennaPS parameter vector zr∗z_r^* that minimizes the discrepancy between simulated and measured etch depth and sidewall angle. To search this parameter space efficiently, the framework combines local exploration, LLM-guided candidate generation, and XGBoost-based surrogate screening, while retaining ViennaPS simulation as the final verification step for each selected candidate. Experiments on two Bosch etching recipes show that the proposed framework accurately predicts held-out etching results, achieving normalized global errors of 0.340 and 0.249 for the 2 recipes respectively.

Figures & tables

Appendix figures & tables8 assets

Supplementary material from the paper’s appendix.

Appendix

Explore similar work

CardsList
  1. VPEvolve: A Self-Evolving Virtual Process Engineer for Computational Lithography

    Sep 26, 2026Tianyi Li, Wenxuan Dong, Donger Luo +5Semiconductor ManufacturingLarge Language Model-Guided Optimization

  2. Wafer-Level Etch Spatial Profiling for Process Monitoring from Time-Series with Time-LLM

    Mar 24, 2026Hyunwoo Kim, Munyoung Lee, Seung Hyub Jeon +1Semiconductor ManufacturingPredictive Process Monitoring